
PIC18FXX39
DS30485A-page 284
Preliminary
2002 Microchip Technology Inc.
FIGURE 23-20:
USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING
TABLE 23-19: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS
FIGURE 23-21:
USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING
TABLE 23-20: USART SYNCHRONOUS RECEIVE REQUIREMENTS
121
120
122
RC6/TX/CK
RC7/RX/DT
pin
Note:
Param.
No.
Symbol
Characteristic
Min
Max
Units
Conditions
120
TckH2dtV SYNC XMIT (MASTER & SLAVE)
Clock high to data out valid
PIC18FXXXX
—
50
ns
PIC18LFXXXX
—
150
ns
VDD = 2V
121
Tckr
Clock out rise time and fall time
(Master mode)
PIC18FXXXX
—
25
ns
PIC18LFXXXX
—
60
ns
VDD = 2V
122
Tdtr
Data out rise time and fall time
PIC18FXXXX
—
25
ns
PIC18LFXXXX
—
60
ns
VDD = 2V
125
126
RC6/TX/CK
RC7/RX/DT
pin
Note:
Param.
No.
Symbol
Characteristic
Min
Max
Units
Conditions
125
TdtV2ckl SYNC RCV (MASTER & SLAVE)
Data hold before CK
↓ (DT hold time)
10
—
ns
126
TckL2dtl
Data hold after CK
↓ (DT hold time)
PIC18FXXXX
15
—
ns
PIC18LFXXXX
20
—
ns
VDD = 2V